险角电影国语完整版在线观看|ww好吊妞988gaocom|久久国产精品毛片|老婆的诱惑完整版电影在线观看,国产不卡视频在线,亚洲久久综合,天堂在线中文字幕

職責(zé)描述: 1. RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips. 2. Design flow/methodology development and innovation for front-end design challenges. 3. Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips. 任職要求: 1. MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus. 2. 3 years working experience. 3. Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows. 4. Familiar with tcl/Perl/Python program.